

AF  
IPW

PTO/SB/21 (09-04)

Approved for use through 07/31/2006. OMB 0651-0031


U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



<h1 style="text-align: center;">TRANSMITTAL FORM</h1> <p style="text-align: center;">(to be used for all correspondence after initial filing)</p>		Application Number	10/642,244-Conf. #8162
		Filing Date	August 18, 2003
		First Named Inventor	Sheng-Chih LAI
		Art Unit	2823
		Examiner Name	W. D. Coleman
Total Number of Pages in This Submission		Attorney Docket Number	4448-0181PUS1

ENCLOSURES (Check all that apply)		
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment/Reply <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Reply to Missing Parts/Incomplete Application <input type="checkbox"/> Reply to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____ <input type="checkbox"/> Landscape Table on CD	<input type="checkbox"/> After Allowance Communication to TC <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input checked="" type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input type="checkbox"/> Other Enclosure(s) (please identify below):
<div style="border: 1px solid black; padding: 5px; min-height: 80px;">         Remarks       </div>		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT			
Firm Name	BIRCH, STEWART, KOLASCH & BIRCH, LLP		
Signature			
Printed name	Joe McKinney Muncy		
Date	May 16, 2006	Reg. No.	32,334

24



Docket No.: 4448-0181PUS1  
(PATENT)

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

---

In re Patent Application of:  
Sheng-Chih LAI et al.

Application No.: 10/642,244

Confirmation No.: 8162

Filed: August 18, 2003

Art Unit: 2823

For: MASK READ ONLY MEMORY  
CONTAINING DIODES AND METHOD OF  
MANUFACTURING THE SAME

---

Examiner: W. D. Coleman

**REPLY BRIEF**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In response to the Examiner's Answer dated April 6, 2006 which responds to Applicant's Appeal Brief of January 23, 2006, the following comments are made.

On page 3 of the Examiner's Answer, in paragraph 4 (which relates to claim 1), line 7 relates to "a plurality of dielectric layers 120 on part of the diodes; and" (emphasis added). Applicants wish to point out again that the words "on part of" were removed by way of the Amendment dated May 12, 2005. Thus, the correct recitation is that the dielectric layers are on the diodes rather than on part of the diodes.

In the Examiner's Response to arguments in the paragraph bridging pages 8 and 9 of the Examiner's Answer, the Examiner points out that the anti-fuse material is a dielectric material. Thus, the Examiner is indicating there and also on page 3 of the Answer that the vertical diodes are seen in Johnson as 12 and the dielectric layers on the diodes are layer 120.

Applicants wish to point out that the pillar 12, which the Examiner equates to the vertical diodes includes two diode components 13 and 14 separated by anti-fuse layer 16. As indicated in the last line of the abstract and on column 3, lines 10-15, the diode is formed when the anti-fuse layer 16 is disrupted. Thus, there is no diode until the anti-fuse layer becomes conductive. Thus, it is clear that when that anti-fuse layer is dielectric, there is no diode because the two semi-conductor parts are not in electrical contact. When the anti-fuse layer becomes conductive, a diode is formed, but there is no longer any dielectric layer. Thus, in one state there is a diode and no dielectric in the other state there is dielectric and no diode.

While the numbers for the various parts seems to switch among different figures, it is clear that the N and P layers forming the diodes are always separated by an anti-fuse layer, either numbered 16, 120 or 131. Applicants submit that Johnson does not teach the invention defined by claim 1 since at no time does the device have both the vertical diodes and a dielectric layer.

Furthermore, the language of the claim is that the dielectric layers are “on the diodes” This would indicate that a dielectric layer is on top of the diodes. The Examiner has attempted to equate this to the anti-fuse layer being in the middle of the diode. Even if the anti-fuse layer was dielectric, it would not be “on the diodes”. Applicants submit that the Examiner has misinterpreted the Johnson reference in this regard and has tried to apply this feature to the previous language of the claim which is no longer at issue.

Claim 20, which is the only other independent claim similarly recites the diodes and the dielectric layers but further indicates that the dielectric layers are “directly” on the diodes. This language is even stronger that the dielectric layer must be on top of the diodes.


Application No.: 10/642,244

Docket No.: 4448-0181PUS1

In view of the above, Applicant submit that the Examiner's rejection is in error and that the Examiner's rejection should be reversed.

Dated: May 16, 2006

Respectfully submitted,

By 

Joe McKinney Muncy

Registration No.: 32,334

BIRCH, STEWART, KOLASCH & BIRCH, LLP

8110 Gatehouse Road

Suite 100 East

P.O. Box 747

Falls Church, Virginia 22040-0747

(703) 205-8000

Attorney for Applicant